Traditionally, several technologies have been used for temperature sensing, including integrated silicon ΔV BE and ΔV t circuits, resistance temperature detectors, and thermocouples [1] . The organic thin-film transistor (OTFT) is a new technology suitable for temperature sensing because of two key advantages. First, OTFTs have the ability to be fabricated on flexible and large-area substrates [2] . This ability allows an OTFT temperature sensor to be used for applications such as electronic skin, biomedical thermal imaging, and structural temperature monitoring [2] . Second, the OTFT's semiconductor trap states make OTFTs highly responsive to temperature. This paper presents the first integrated OTFT temperature sensing circuit array. The array is compatible with flexible and largearea substrates, and its outputs are 22 times more responsive than the MOSFET implementation while dissipating 90nW of power per cell.
The pentacene-based OTFTs are fabricated using an integrated photolithographic process that is kept below 95°C to ensure compatibility with large-area and flexible substrates [3] . Figure 7 .5.1 shows the measured OTFT transfer characteristics as die temperature is increased from -20°C to 60°C. In comparison to the OTFT, Fig. 7 .5.2 shows simulated BSIM3 silicon pMOSFET transfer characteristics versus temperature. Two important differences are observed between the OTFT and the MOSFET. First, the OTFT's current increases with temperature in both subthreshold and above-threshold regimes, whereas the MOSFET's above-threshold current decreases with temperature. Second, when biased at a constant I D , the OTFT's V SG is approximately 20 times more responsive to temperature than the MOSFET's V SG . Both differences are due to the fact that pentacene is a disordered semiconductor with substantial trap states [4] .
A temperature sensing circuit that takes advantage of OTFT's responsiveness to temperature is shown in Fig. 7 .5.3. OTFTs M 3 , M 4 , and M 5 form two current mirrors that bias the two branches at different I D 's. Diode-connected and identically sized M 1 and M 2 act as temperature sensing transistors whose V SG1 and V SG2 are functions of temperature. The differential output V O =V SG1 -V SG2 performs curvature cancellation and removes any common-mode V t drifts of M 1 and M 2 .
If M 1 and M 2 are subthreshold MOSFETs, then this circuit is analogous to a ΔV BE circuit. From Fig. 7 .5.3's MOSFET implementation, one can graphically see that V SG2 decreases faster than V SG1 over the same temperature rise because the transfer curves converge at a higher I D . Therefore, the circuit's output V O =V SG1 -V SG2 increases with temperature. On the other hand, Fig. 7 .5.3's OTFT implementation shows that V SG2 decreases slower than V SG1 over the same temperature rise because the transfer curves diverge at a higher I D . As a result, the OTFT circuit's output V O =V SG1 -V SG2 decreases with temperature.
The OTFT temperature sensing circuit is fabricated with the device dimensions shown in Fig. 7 .5.4 and occupies an area of 1mm×1mm. Wide transistors are used in order to lower the V DD voltage and to increase the temperature sensing area. The circuit uses a 5V voltage supply and a 3nA current sink from an Agilent 4156C. At each temperature, 240 samples of V O are taken at two samples/second and the standard deviation of the samples is 1.9mV. The averaged V O at each temperature is plotted in Figure 7 .5.4. The temperature responsivity (|dV O /dT|) is 6.3mV/°C and the temperature sensitivity is 2.5×10 6 ppm at 25°C. The maximum power dissipation of the circuit is 170nW at 50°C. In the unit of temperature, the standard deviation of output samples corresponds to 0.30°C. The output is highly linear as shown by the best-fit line with R 2 =99.7%. The maximum and average deviations of data from the best-fit line are 0.99% and 0.56%, respectively.
As previously mentioned, the OTFT circuit would be a ΔV BE circuit if designed using MOSFETs. The MOSFET circuit's output responsivity is (nk/q)×ln(I 1 /I 2 ) according to [1] , where n is the ideality factor, k is Boltzmann's constant, and q is the elementary charge. With n=1.5 and I 1 /I 2 =10, a ΔV BE circuit's responsivity is 0.30mV/°C. Using the same current ratio of 10, the OTFT circuit's responsivity of 6.3mV/°C is 21 times greater.
Another key advantage of the OTFT temperature sensing circuit is its ability to be fabricated on large-area substrates. We explore this application by scaling the circuit to a 3×3 array consisting of 1mm 2 cells. The circuit schematic is shown in Fig. 7 .5.5. The circuit uses a 5V voltage supply and a 2nA current sink. The averaged V O 's at each temperature for the nine cells are plotted in Fig. 7 .5.5. The average temperature responsivity is 6.8mV/°C and the maximum power dissipation of the array is 810nW at 50°C.
In an array format, variations due to cell-to-cell mismatches in device parameters such as V t and carrier mobility become apparent. As shown in Fig. 7 .5.5, responsivities vary by 19% and 0°C V O voltages vary by 8% of their average values. However, an important observation is that R 2 values to best-fit lines vary by only 0.059% from an average of 99.8%. Therefore, the array's V O linearity is unaffected by cell-to-cell variations. Linearity is crucial to the array application because it enables simple two-point calibrations, which can remove the effects of responsivity and offset voltage variations. This is especially relevant to largearea applications where device mismatches are anticipated across the geometry. In Fig. 7 .5.5, if two-point calibration is used for each cell based on -10°C and 50°C data points, the average error between linearly interpolated V O and measured V O is only 1.1% with a standard deviation of 0.58%.
The linear temperature response of the circuit is a result of curvature cancellation between the differential outputs. This curvature cancellation is possible at a range of I SINK and V DD bias settings. In Fig. 7 .5.6 (left), V O is plotted versus temperature as I SINK is swept from 0.5nA to 10nA. The R 2 value remains above 98% for I SINK =0.5nA to 4.5nA. Linearity worsens at high I SINK currents because the high V SG 's of M 1 and M 2 cause the current mirrors to enter the triode regime. In Fig.  7 .5.6 (right), V O is plotted versus temperature as V DD is swept from 2V to 10V. Transistors M 3 and M 4 are in the saturation regime as long as V DD stays above 3V, where the R 2 value remains above 98% and is nominally independent of V DD because the circuit's operating point is set by I SINK .
In conclusion, this work has demonstrated the first integrated OTFT temperature sensing circuit array compatible with large-area and flexible substrates (die photo Fig. 7 .5.7). The circuit outputs an average responsivity of 6.8mV/°C, which is 22 times more responsive than the MOSFET implementation while dissipating 90nW of power per cell from a 5V supply. Output linearity is guaranteed across the array as long as the current mirrors stay in the saturation regime. The linearity enables two-point calibrations, which remove the effects of cell-to-cell variations and make large-area implementations feasible. DIGEST 
